


## DLC75N(0201)

### ◆ DLC75N Capacitance & Rated Voltage Table

Cap.pF	Code	Tol.	Rated WVDC	Cap.pF	Code	Tol.	Rated WVDC	Cap.pF	Code	Tol.	Rated WVDC
				2.2	2R2			16	160		
0.2	0R2			2.4	2R4			18	180		
0.3	0R3			2.7	2R7						
0.4	0R4			3.0	3R0						
0.5	0R5			3.3	3R3						
0.6	0R6			3.6	3R6	A,B,					
0.7	0R7			3.9	3R9	C,D	25V			F,G,	25V
0.8	0R8		25V	4.3	4R3		Code			J	Code
0.9	0R9		250	4.7	4R7		250				250
1.0	1R0	A,B,		5.1	5R1						
1.1	1R1	C,D		5.6	5R6						
1.2	1R2			6.2	6R2						
1.3	1R3			6.8	6R8	B,C					
1.4	1R4			7.5	7R5						
1.5	1R5			8.2	8R2						
1.6	1R6			9.1	9R1						
1.7	1R7			10	100						
1.8	1R8			11	110						
1.9	1R9			12	120	F,G,					
2.0	2R0			13	130	J					
2.1	2R1			15	150						

Remark: special capacitance, tolerance and WVDC are available, consult with DALICAP.

### ◆ Part Numbering




\* When capacitance is less than 1.0, use "R" for decimal

Code	A	B	C	D	F	G	J
Tolerance	± 0.05pF	± 0.1pF	± 0.25pF	± 0.5pF	± 1%	± 2%	± 5%

### ◆ DLC75N Chip Dimensions

unit:inch(millimeter)

Series	Term. Code	Type / Outlines	Capacitor Dimensions				Plated Material
			Length (L <sub>c</sub> )	Width (W <sub>c</sub> )	Thickness (T <sub>c</sub> )	Overlap (B)	
DLC75N	W	 <p>Chip</p>	.024 ± .001 (0.60 ± 0.03)	.012 ± .001 (0.30 ± 0.03)	.012 ± .001 (0.30 ± 0.03)	.004 ~.008 (0.10~0.20)	Sn/Ni (RoHS)

### ◆ Design Kits

These capacitors are 100% RoHS. Kits contain 10(ten) pieces per value; number of values per kit varies, depending on case size and capacitance.

Kit	Description (pF)	Values (pF)	Tolerance
DKDLC75N01	0.2 - 2.0	0.2, 0.3, 0.5, 0.7, 0.8, 0.9, 1.0, 1.3, 1.5, 1.7, 1.9, 2.0	± 0.10pF
DKDLC75N02	1.0 - 10	1.0, 1.3, 1.5, 1.7, 1.9, 2.0, 2.2, 2.7, 3.0, 3.9, 4.7, 5.6, 6.8, 7.5, 8.2	± 0.10pF
		10	± 5%
DKDLC75N03	10 - 18	10, 12, 13, 15, 16, 18	± 5%

### ◆ Performance



Item	Specifications
Quality Factor (Q)	2,000 min.
Insulation Resistance (IR)	10 <sup>5</sup> Megohms min. @ +25°C at rated WVDC.
Rated Voltage	25V
Dielectric Withstanding Voltage (DWV)	250% of rated voltage for 5 seconds.
Operating Temperature Range	-55°C to +150°C
Temperature Coefficient (TC)	0 ± 30ppm/°C
Capacitance Drift	± 0.2% or ± 0.05pF, whichever is greater.
Piezoelectric Effects	None

◆ **Environmental Tests**

Item	Specifications	Method
Terminal Adhesion	Termination should not pull off. Ceramic should remain undamaged.	Linear pull force exerted on axial leads soldered to each terminal. 2.0lbs.
Resistance to soldering heat	No mechanical damage Capacitance change: $-1.0\% \sim +2.0\%$ $Q > 500$ I.R. $> 10 \text{ G Ohms}$ Breakdown voltage: $2.5 \times \text{WVDC}$	Preheat device to $150^{\circ}\text{C}$ - $180^{\circ}\text{C}$ for 60 sec. Dip in $260^{\circ}\pm 5^{\circ}\text{C}$ solder for $10\pm 1$ sec. Measure after $24\pm 2$ hours cooling period.
Thermal Shock	No mechanical damage Capacitance change: $\pm 0.5\%$ or $0.5\text{pF max}$ $Q > 2000$ I.R. $> 10 \text{ G Ohms}$ Breakdown voltage: $2.5 \times \text{WVDC}$	MIL-STD-202, Method 107, Condition A. At the maximum rated temperature stay 30 minutes. The time of removing shall not be more than 3 minutes. Perform the five cycles.
Humidity, Steady State	No mechanical damage Capacitance change: $\pm 0.5\%$ or $0.5\text{pF max}$ . $Q > 300$ I.R. $> 1 \text{ G Ohms}$ Breakdown voltage: $2.5 \times \text{WVDC}$	MIL-STD-202, Method 106.
Low Voltage Humidity	No mechanical damage Capacitance change: $\pm 0.3\%$ or $0.3\text{pF max}$ . $Q > 300$ I.R. $> 1 \text{ G Ohms}$ Breakdown voltage: $2.5 \times \text{WVDC}$	MIL-STD-202, Method 103, Condition A, with 1.5 Volts D.C. applied while subjected to an environment of $85^{\circ}\text{C}$ with 85% relative humidity for 240 hours minimum.
Life	No mechanical damage Capacitance change: $\pm 2.0\%$ or $0.5\text{pF max}$ . $Q > 500$ I.R. $> 1 \text{ G Ohms}$ Breakdown voltage: $2.5 \times \text{WVDC}$	MIL-STD-202, Method 108, for 2000 hours, at the maximum rated temperature, 200% Rated voltage D.C. applied.




### ◆ DLC75N Performance Curve



The First Parallel Resonance, FPR, is defined as the lowest frequency at which a suckout or notch appears in |S<sub>21</sub>|. It is generally independent of substrate thickness or dielectric constant, but does depend on capacitor orientation. A horizontal orientation means the electrode planes are parallel to the substrate.



### ◆ DLC75N Performance Curve



The First Series Resonance, FSR, is defined as the lowest frequency at which the imaginary part of the input impedance,  $\text{Im}[Z_{in}]$ , equals zero. Should  $\text{Im}[Z_{in}]$  or the real part of the input impedance,  $\text{Re}[Z_{in}]$ , not be monotonic with frequency at frequencies lower than those at which  $\text{Im}[Z_{in}] = 0$ , the FSR shall be considered as undefined. FSR is dependent on internal capacitor structure; substrate thickness and dielectric constant; capacitor orientation, as defined alongside the FPR plot; and mounting pad dimensions.

#### Definitions and Measurement Conditions:

The definitions on the FPR and FSR charts are for a capacitor in a series configuration, i.e., mounted across a gap in a microstrip trace with a 50-Ohm termination. The measurement conditions are: substrate -- Rogers RO3006; substrate dielectric constant = 6.15; substrate thickness (mils) = 10; gap in microstrip trace (mils) = 6.0; microstrip trace width (mils) = 14.1; **Reference planes at sample edges.**

All data has been derived from electrical models created by Modelithics, Inc., a specialty vendor contracted by DALICAP. The models are derived from measurements on a large number of parts disposed on several different substrates.